512Mb DDR SDRAM

## HY5DU12422C(L)TP HY5DU12822C(L)TP HY5DU121622C(L)TP

## Revision History

| Revision No. | History | Draft Date | Remark |
| :---: | :--- | :---: | :---: |
| 1.0 | First Version Release | Mar. 2005 |  |

## DESCRIPTION

The HY5DU12422C(L)TP, HY5DU12822C(L)TP and HY5DU121622C(L)TP are a 536,870,912-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL_2.

## FEATURES

- $V$ VD, $\mathrm{VDDQ}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ for DDR200, 266, 333
$\mathrm{VDD}, \mathrm{VDDQ}=2.6 \mathrm{~V} \pm 0.1 \mathrm{~V}$ for DDR400
- All inputs and outputs are compatible with SSTL_2 interface
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
- x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
- On chip DLL align DQ and DQS transition with CK transition
- DM mask write data-in at the both rising and falling
edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 2/2.5 (DDR200, 266, 333) and 3 (DDR400) supported
- Programmable burst length 2 / 4 / 8 with both sequential and interleave mode
- Internal four bank operations with single pulsed /RAS
- Auto refresh and self refresh supported
- tRAS lock out function supported
- 8192 refresh cycles / 64ms
- JEDEC standard 400 mil 66 pin TSOP-II with 0.65 mm pin pitch
- Lead free (ROHS* Compliant)


## ORDERI NG I NFORMATI ON

| Part No. | Configuration | Package |
| :---: | :---: | :---: |
| HY5DU12422C(L)TP-X* | $128 \mathrm{M} \times 4$ | 400 mil |
| 66 pin |  |  |
| TSOP-II |  |  |
| HY5DU12822C(L)TP-X* | $64 \mathrm{M} \times 8$ |  |
| HY5DU121622C(L)TP-X* | $32 \mathrm{M} \times 16$ | (Lead free) |

[^0]
## OPERATI NG FREQUENCY

| Grade | Clock Rate |  | Remark <br> (CL-tRCD-tRP) |
| :--- | :--- | :--- | :--- |
| - D43 | $200 \mathrm{MHz@CL3}$ |  | DDR400B (3-3-3) |
| - J | $133 \mathrm{MHz@CL2}$ | $166 \mathrm{MHz@CL2.5}$ | DDR333 (2.5-3-3) |
| - K | $133 \mathrm{MHz@CL2}$ | $133 \mathrm{MHz@CL2.5}$ | DDR266A (2-3-3) |
| $-H$ | $100 \mathrm{MHz@CL2}$ | $133 \mathrm{MHz@CL2.5}$ | DDR266B (2.5-3-3) |
| - L | $100 \mathrm{MHz@CL2}$ |  | DDR200 (2-2-2) |

HY5DU12822C(L)TP
HY5DU121622C(L)TP


## ROW AND COLUMN ADDRESS TABLE

| ITEMS | $\mathbf{1 2 8 M x 4}$ | $\mathbf{6 4 M x 8}$ | $\mathbf{3 2 M x 1 6}$ |
| :---: | :---: | :---: | :---: |
| Organization | $32 \mathrm{M} \times 4 \times 4 \mathrm{banks}$ | $16 \mathrm{M} \times 8 \times 4 \mathrm{banks}$ | $8 \mathrm{M} \times 16 \times 4 \mathrm{banks}$ |
| Row Address | $\mathrm{A} 0-\mathrm{A} 12$ | $\mathrm{~A} 0-\mathrm{A} 12$ | $\mathrm{~A} 0-\mathrm{A} 12$ |
| Column Address | $\mathrm{A} 0-\mathrm{A} 9, \mathrm{~A} 11, \mathrm{~A} 12$ | $\mathrm{~A} 0-\mathrm{A} 9, \mathrm{~A} 11$ | $\mathrm{~A} 0-\mathrm{A} 9$ |
| Bank Address | $\mathrm{BA} 0, \mathrm{BA} 1$ | $\mathrm{BA} 0, \mathrm{BA} 1$ | $\mathrm{BA} 0, \mathrm{BA} 1$ |
| Auto Precharge Flag | A 10 | A 10 | A 10 |
| Refresh | 8 K | 8 K | 8 K |

## PI N DESCRI PTI ON

| PIN | TYPE | DESCRI PTI ON |
| :---: | :---: | :---: |
| CK, /CK | Input | Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing). |
| CKE | Input | Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. |
| /CS | Input | Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All commands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code. |
| BA0, BA1 | Input | Bank Address Inputs: BAO and BA1 define to which bank an ACTIVE, Read, Write or PRECHARGE command is being applied. |
| $A 0 \sim A 12$ | Input | Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a Precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BAO and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS). |
| /RAS, /CAS, /WE | Input | Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered. |
| $\begin{gathered} \text { DM } \\ \text { (LDM,UDM) } \end{gathered}$ | Input | Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15. |
| $\begin{gathered} \text { DQS } \\ \text { (LDQS,UDQS) } \end{gathered}$ | 1/0 | Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15. |
| DQ | 1/0 | Data input / output pin: Data bus |
| VDD/VSS | Supply | Power supply for internal circuits and input buffers. |
| VDDQ/VSSQ | Supply | Power supply for output buffers for noise immunity. |
| VREF | Supply | Reference voltage for inputs for SSTL interface. |
| NC | NC | No connection. |

4Banks x 32Mbit x 4 I/O Double Data Rate Synchronous DRAM


## FUNCTI ONAL BLOCK DI AGRAM (64Mx8)

4Banks x 16Mbit x 8 I/O Double Data Rate Synchronous DRAM


## FUNCTI ONAL BLOCK DI AGRAM (32Mx16)

4Banks x 8Mbit x 16 I/O Double Data Rate Synchronous DRAM


## SI MPLI FI ED COMMAND TRUTH TABLE

| Command |  | CKEn-1 | CKEn | CS | RAS | CAS | WE | ADDR | A10/ AP | BA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Extended Mode Register Set ${ }^{1,2}$ |  | H | X | L | L | L | L |  | OP code |  |
| Mode Register Set ${ }^{1,2}$ |  | H | X | L | L | L | L |  | OP code |  |
| Device Deselect ${ }^{1}$ |  | H | X | H | X | X | X | X |  |  |
| No Operation ${ }^{1}$ |  |  |  | L | H | H | H |  |  |  |
| Bank Active ${ }^{1}$ |  | H | X | L | L | H | H | RA |  | V |
| Read ${ }^{1}$ |  | H | X | L | H | L | H | CA | L | V |
| Read with Autopr | arge ${ }^{1,3}$ |  |  |  |  |  |  |  | H |  |
| Write ${ }^{1}$ |  | H | X | L | H | L | L | CA | L | V |
| Write with Autopr | harge ${ }^{1,4}$ |  |  |  |  |  |  |  | H |  |
| Precharge All | $\mathrm{s}^{1,5}$ | H | X | L | L | H | L | X | H | X |
| Precharge select | Bank ${ }^{1}$ |  |  |  |  |  |  |  | L | V |
| Read Burst Stop ${ }^{1}$ |  | H | X | L | H | H | L | X |  |  |
| Auto Refresh ${ }^{1}$ |  | H | H | L | L | L | H | X |  |  |
| Self Refresh ${ }^{1}$ | Entry | H | L | L | L | L | H | X |  |  |
|  | Exit | L | H | H | X | X | X |  |  |  |  |
|  |  |  |  | L | H | H | H |  |  |  |  |
| Precharge Power Down Mode ${ }^{1}$ | Entry | H | L | H | X | X | X | X |  |  |
|  |  |  |  | L | H | H | H |  |  |  |
|  | Exit | L | H | H | X | X | X |  |  |  |
|  |  |  |  | L | H | H | H |  |  |  |
|  | Entry | H | L | H | X | X | X | X |  |  |
| Active Power |  |  |  | L | V | V | V |  |  |  |
|  | Exit | L | H | X |  |  |  |  |  |  |

( H=Logic High Level, L=Logic Low Level, X=Don’t Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation )

## Note:

1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.
2. OP Code(Operand Code) consists of A0~A12 and BAO~BA1 used for Mode Register setting during Extended MRS or MRS Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Precharge command.
3. If a Read with Autoprecharge command is detected by memory component in $\mathrm{CK}(\mathrm{n})$, then there will be no command presented to activated bank until CK(n+BL/2+tRP).
4. If a Write with Autoprecharge command is detected by memory component in $\mathrm{CK}(\mathrm{n})$, then there will be no command presented to activated bank until CK(n+BL/2+1+tWR+tRP). Write Recovery Time(tWR) is needed to guarantee that the last data has been completely written.
5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.
*For more information about Truth Table, refer to "Device Operation" section in Hynix website.

## WRITE MASK TRUTH TABLE

| Function | CKEn-1 | CKEn | /CS, /RAS, <br> /CAS, / WE | DM | ADDR | A10/ <br> AP |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Write |  |  |  |  |  |  |

## Note:

1. Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strobes) and it is not related with read data. In case of x16 data I/O, LDM and UDM control lower byte(DQ0~7) and Upper byte(DQ8~15) respectively.

## SI MPLI FI ED STATE DI AGRAM



## POWER-UP SEQUENCE AND DEVI CE I NI TI ALI ZATI ON

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command.
Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. After the DLL reset, tXSRD(DLL locking time) should be satisfied for read command. After the Mode Register set command, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.
Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated low (i.e. to program operating parameters without resetting the $\operatorname{DLL}$ ) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.

1. Apply power - VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVCMOS low state. (All the other input pins may be undefined.)

- VDD and VDDQ are driven from a single power converter output.
- VTT is limited to 1.44 V (reflecting VDDQ $(\max ) / 2+50 \mathrm{mV}$ VREF variation +40 mV VTT variation.
- VREF tracks VDDQ/2.
- A minimum resistance of 42 Ohms (22 ohm series resistor + 22 ohm parallel resistor - $5 \%$ tolerance) limits the input current from the VTT supply into any pin.
- If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up.

| Voltage description | Sequencing | Voltage relationship to avoid latch-up |
| :---: | :---: | :---: |
| VDDQ | After or with VDD | $<\mathrm{VDD}+0.3 \mathrm{~V}$ |
| VTT | After or with VDDQ | $<\mathrm{VDDQ}+0.3 \mathrm{~V}$ |
| VREF | After or with VDDQ | $<$ VDDQ +0.3 V |

2. Start clock and maintain stable clock for a minimum of 200 usec.
3. After stable power and clock, apply NOP condition and take CKE high.
4. Issue Extended Mode Register Set (EMRS) to enable DLL.
5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200 cycles(tXSRD) of clock are required for locking DLL)
6. Issue Precharge commands for all banks of the device.
7. Issue 2 or more Auto Refresh commands.
8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low

Power-Up Sequence


## MODE REGI STER SET (MRS)

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the low signals of /RAS, /CAS, /CS, /WE and BAO. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until reset by another MRS command.

| BA1 | BAO | A12 | All | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Operating Mode |  |  |  |  |  | CAS Latency |  |  | BT | Burst Length |  |  |



| $l \mid$ |
| :--- |
| A |


| A2 | A1 | A0 | Burst Length |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Sequential | Interleave |
| 0 | 0 | 0 | Reserved | Reserved |
| 0 | 0 | 1 | 2 | 2 |
| 0 | 1 | 0 | 4 | 4 |
| 0 | 1 | 1 | 8 | 8 |
| 1 | 0 | 0 | Reserved | Reserved |
| 1 | 0 | 1 | Reserved | Reserved |
| 1 | 1 | 0 | Reserved | Reserved |
| 1 | 1 | 1 | Reserved | Reserved |

## BURST DEFI NI TI ON

| Burst Length | Starting Address (A2,A1,A0) | Sequential | I nterleave |
| :---: | :---: | :---: | :---: |
| 2 | XX0 | 0, 1 | 0,1 |
|  | XX1 | 1, 0 | 1, 0 |
| 4 | X00 | $0,1,2,3$ | $0,1,2,3$ |
|  | X01 | 1, 2, 3, 0 | 1, 0, 3, 2 |
|  | X10 | $2,3,0,1$ | $2,3,0,1$ |
|  | X11 | 3, 0, 1, 2 | 3, 2, 1, 0 |
| 8 | 000 | $0,1,2,3,4,5,6,7$ | $0,1,2,3,4,5,6,7$ |
|  | 001 | $1,2,3,4,5,6,7,0$ | $1,0,3,2,5,4,7,6$ |
|  | 010 | $2,3,4,5,6,7,0,1$ | $2,3,0,1,6,7,4,5$ |
|  | 011 | $3,4,5,6,7,0,1,2$ | $3,2,1,0,7,6,5,4$ |
|  | 100 | $4,5,6,7,0,1,2,3$ | $4,5,6,7,0,1,2,3$ |
|  | 101 | $5,6,7,0,1,2,3,4$ | $5,4,7,6,1,0,3,2$ |
|  | 110 | $6,7,0,1,2,3,4,5$ | $6,7,4,5,2,3,0,1$ |
|  | 111 | $7,0,1,2,3,4,5,6$ | $7,6,5,4,3,2,1,0$ |

## BURST LENGTH \& TYPE

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2 -Ai when the burst length is set to four and by A3-Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definition Table

## CAS LATENCY

The Read latency or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks for DDR200/266/333 and 3 clocks for DDR400. If a Read command is registered at clock edge $n$, and the latency is $m$ clocks, the data is available nominally coincident with clock edge $n+m$.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

HY5DU12822C(L)TP
HY5DU121622C(L)TP

## DLL RESET

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before an any command can be issued.

## OUTPUT DRI VER I MPEDANCE CONTROL

The normal drive strength for all outputs is specified to be SSTL_2, Class II. Hynix also supports a half strength driver option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will reduce the output drive strength by $50 \%$ of that of the full strength driver. I-V curves for both the full strength driver and the half strength driver are included in this document.

## EXTENDED MODE REGI STER SET (EMRS)

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended Mode Register is programmed via the Mode Register Set command ( $B A 0=1$ and $B A 1=0$ ) and will retain the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.


| An~A3 | A2~A0 | Operating Mode |
| :---: | :---: | :---: |
| 0 | Valid | Normal Operation |
| - | - | All other states reserved |

[^1]
## ABSOLUTE MAXI MUM RATI NGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Operating Temperature (Ambient) | TA | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | TSTG | $-55 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| Voltage on VDD relative to VSS | VDD | $-1.0 \sim 3.6$ | V |
| Voltage on VDDQ relative to VSS | VDDQ | $-1.0 \sim 3.6$ | V |
| Voltage on inputs relative to VSS | VINPUT | $-1.0 \sim 3.6$ | V |
| Voltage on I/O pins relative to VSS | VIO | $-0.5 \sim 3.6$ | mA |
| Output Short Circuit Current | IOS | 50 | ${ }^{\circ} \mathrm{C} \cdot \mathrm{Sec}^{\prime}$ |
| Soldering Temperature $\cdot$ Time | TSOLDER | $260 \cdot 10$ |  |

Note: Operation at above absolute maximum rating can adversely affect device reliability
DC OPERATI NG CONDI TI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to Vss $=0 \mathrm{~V}$ )

| Parameter |  | Symbol | Min | Tур. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage (DDR200, 266, 333) |  | VDD | 2.3 | 2.5 | 2.7 | V |
| Power Supply Voltage (DDR200, 266, 333) ${ }^{1}$ |  | VDDQ | 2.3 | 2.5 | 2.7 | V |
| Power Supply Voltage (DDR400) |  | VDD | 2.5 | 2.6 | 2.7 | V |
| Power Supply Voltage (DDR400) ${ }^{1}$ |  | VDDQ | 2.5 | 2.6 | 2.7 | V |
| Input High Voltage |  | VIH | VREF + 0.15 | - | VDDQ + 0.3 | V |
| Input Low Voltage ${ }^{2}$ |  | VIL | -0.3 | - | VREF - 0.15 | V |
| Termination Voltage |  | VTT | VREF - 0.04 | VREF | VREF + 0.04 | V |
| Reference Voltage ${ }^{3}$ |  | VREF | 0.49*VDDQ | 0.5*VDDQ | 0.51*VDDQ | V |
| Input Voltage Level, CK and CK inputs |  | VIN(DC) | -0.3 | - | VDDQ+0.3 | V |
| Input Differential Voltage, CK and $\overline{\mathrm{CK}}$ inputs ${ }^{4}$ |  | VID(DC) | 0.36 | - | VDDQ+0.6 | V |
| V-I Matching: Pullup to Pulldown Current Ratio ${ }^{5}$ |  | VI(RATIO) | 0.71 | - | 1.4 | - |
| Input Leakage Current ${ }^{6}$ |  | ILI | -2 | - | 2 | uA |
| Output Leakage Current ${ }^{7}$ |  | ILO | -5 | - | 5 | uA |
| Normal Strength Output Driver (Vout=VTT $\pm$ $0.84)$ | Output High Current (min VDDQ, min VREF, min VTT) | IOH | -16.8 | - | - | mA |
|  | Output Low Current (min VDDQ, max VREF, max VTT) | IOL | 16.8 | - | - | mA |
| Half Strength Output Driver (VOUT=VTT $\pm$ 0.68) | Output High Current (min VDDQ, min VREF, min VTT) | IOH | -13.6 | - | - | mA |
|  | Output Low Current (min VDDQ, max VREF, max VTT) | IOL | 13.6 | - | - | mA |

## Note:

1. VDDQ must not exceed the level of VDD.
2. VIL ( min ) is acceptable -1.5 V AC pulse width with $\leq 5 \mathrm{~ns}$ of duration.
3. VREF is expected to be equal to $0.5^{*}$ VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak to peak noise on VREF may not exceed $\pm 2 \%$ of the DC value.
4. VID is the magnitude of the difference between the input level on CK and the input level on /CK.
5. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages from 0.25 V to 1.0 V . For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed $1 / 7$ for device drain to source voltages from 0.1 to 1.0 .
6. $\mathrm{VIN}=0$ to VDD , All other pins are not tested under $\mathrm{VIN}=0 \mathrm{~V}$.
7. DQs are disabled, $\mathrm{VOUT}=0$ to VDDQ

IDD SPECI FI CATI ON AND CONDI TI ONS $\left(T A=0\right.$ to $70^{\circ} \mathrm{C}$, Voltage referenced to $\left.\mathrm{VSS}=0 \mathrm{~V}\right)$

## Test Conditions

| Test Condition | Symbol |
| :---: | :---: |
| Operating Current: <br> One bank; Active - Precharge; tRC=tRC(min); $\mathrm{tCK}=\mathrm{tCK}(\min )$; $\mathrm{DQ}, \mathrm{DM}$ and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle | IDD0 |
| Operating Current: <br> One bank; Active - Read - Precharge; <br> Burst Length=2; tRC=tRC(min); tCK=tCK(min); address and control inputs changing once per clock cycle | IDD1 |
| Precharge Power Down Standby Current: <br> All banks idle; Power down mode; CKE=Low, tCK=tCK(min) | IDD2P |
| I dle Standby Current: Vin $>=\operatorname{Vih}(\min )$ or Vin=<Vil(max) for DQ, DQS and DM | IDD2N |
| Idle Standby Current: <br> /CS=High, All banks idle; tCK=tCK(min); <br> CKE=High; address and control inputs changing once per clock cycle. <br> VIN=VREF for DQ, DQS and DM | IDD2F |
| I dle Quiet Standby Current: <br> $/ C S>=V i h(\min )$; All banks idle; CKE>=Vih(min); Addresses and other control inputs stable, Vin=Vref for DQ, DQS and DM | IDD2Q |
| Active Power Down Standby Current: One bank active; Power down mode; CKE=Low, tCK=tCK(min) | IDD3P |
| Active Standby Current: <br> /CS=HIGH; CKE=HIGH; One bank; Active-Precharge; tRC=tRAS(max); tCK=tCK(min); <br> DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle | IDD3N |
| Operating Current: <br> Burst=2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $\mathrm{tCK}=\mathrm{tCK}(\mathrm{min}) ;$ IOUT $=0 \mathrm{~mA}$ | IDD4R |
| Operating Current: <br> Burst=2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; tCK=tCK (min); DQ, DM and DQS inputs changing twice per clock cycle | IDD4W |
| Auto Refresh Current: <br> tRC=tRFC(min) $-8 * t C K$ for DDR200 at 100Mhz, $10 *$ tCK for DDR266A \& DDR266B at 133Mhz; distributed refresh tRC $=$ tRFC (min) $-14 *$ tCK for DDR400 at 200 Mhz | IDD5 |
| Self Refresh Current: <br> CKE $=<0.2 \mathrm{~V}$; External clock on; tCK=tCK(min) | IDD6 |
| Operating Current - Four Bank Operation: <br> Four bank interleaving with $B L=4$, Refer to the following page for detailed test condition | IDD7 |

## IDD Specification

## 128Mx4

| Parameter |  | Symbol | Speed |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DDR400B | DDR333 | DDR266A | DDR266B | DDR200 |  |
| Operating Current |  |  | IDD0 | 130 | 120 | 100 |  |  | mA |
| Operating Current |  | IDD1 | 170 | 150 | 120 |  |  | mA |
| Precharge Power Down Standby Current |  | IDD2P | 10 |  |  |  |  | mA |
| Idle Standby Current |  | IDD2F | 30 |  |  |  |  | mA |
| Idle Quiet Standby Current |  | IDD2Q | 25 |  |  |  |  | mA |
| Active Power Down Standby Current |  | IDD3P | 35 |  |  |  |  | mA |
| Active Standby Current |  | IDD3N | 50 |  |  |  |  | mA |
| Operating Current |  | IDD4R | 200 | 180 | 160 |  |  | mA |
| Operating Current |  | IDD4W | 230 | 210 | 180 |  |  |  |
| Auto Refresh Current |  | IDD5 | 245 | 225 | 205 |  |  |  |
| Self Refresh Current | Normal | IDD6 | 5 |  |  |  |  | mA |
|  | Low Power |  | 2.5 |  |  |  |  | mA |
| Operating Current - Four Bank Operation |  | IDD7 | 400 | 350 | 290 |  |  | mA |

## 64Mx8

| Parameter |  | Symbol | Speed |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DDR400B | DDR333 | DDR266A | DDR266B | DDR200 |  |
| Operating Current |  |  | IDD0 | 130 | 120 | 100 |  |  | mA |
| Operating Current |  | IDD1 | 170 | 150 | 120 |  |  | mA |
| Precharge Power Down Standby Current |  | IDD2P | 10 |  |  |  |  | mA |
| Idle Standby Current |  | IDD2F | 30 |  |  |  |  | mA |
| Idle Quiet Standby Current |  | IDD2Q | 25 |  |  |  |  | mA |
| Active Power Down Standby Current |  | IDD3P | 35 |  |  |  |  | mA |
| Active Standby Curre |  | IDD3N | 50 |  |  |  |  | mA |
| Operating Current |  | IDD4R | 210 | 190 | 170 |  |  | mA |
| Operating Current |  | IDD4W | 230 | 210 | 180 |  |  |  |
| Auto Refresh Current |  | IDD5 | 245 | 225 | 205 |  |  |  |
| Self Refresh Current | Normal | IDD6 | 5 |  |  |  |  | mA |
|  | Low Power |  | 2.5 |  |  |  |  | mA |
| Operating Current - Four Bank Operation |  | IDD7 | 400 | 350 | 290 |  |  | mA |

32Mx16

| Parameter |  | Symbol | Speed |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DDR400B | DDR333 | DDR266A | DDR266B | DDR200 |  |
| Operating Current |  |  | IDD0 | 130 | 120 | 100 |  |  | mA |
| Operating Current |  | IDD1 | 170 | 150 | 120 |  |  | mA |
| Precharge Power Down Standby Current |  | IDD2P | 10 |  |  |  |  | mA |
| Idle Standby Current |  | IDD2F | 30 |  |  |  |  | mA |
| Idle Quiet Standby Current |  | IDD2Q | 25 |  |  |  |  | mA |
| Active Power Down Standby Current |  | IDD3P | 35 |  |  |  |  | mA |
| Active Standby Current |  | IDD3N | 50 |  |  |  |  | mA |
| Operating Current |  | IDD4R | 210 | 190 | 170 |  |  | mA |
| Operating Current |  | IDD4W | 280 | 240 | 220 |  |  |  |
| Auto Refresh Current |  | IDD5 | 245 | 225 | 205 |  |  |  |
| Self Refresh Current | Normal | IDD6 | 5 |  |  |  |  | mA |
|  | Low Power |  | 2.5 |  |  |  |  | mA |
| Operating Current - Four Bank Operation |  | IDD7 | 400 | 350 | 290 |  |  | mA |

## DETAI LED TEST CONDITIONS FOR DDR SDRAM IDD1 \& IDD7

## IDD1: Operating current: One bank operation

1. Typical Case: VDD $=2.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ for DDR200, 266, 333; VDD $=2.6 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ for DDR400
2. Worst Case: VDD $=2.7 \mathrm{~V}, \mathrm{~T}=0^{\circ} \mathrm{C}$
3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout $=0 \mathrm{~mA}$
4. Timing patterns

- DDR200(100Mhz, CL=2): tCK = 10ns, CL2, BL=2, tRCD $=2 *$ tCK, tRC $=10 *$ tCK, tRAS $=5^{*}$ tCK Read: AO N RO N N PO N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR266B(133Mhz, CL=2.5): tCK $=7.5 \mathrm{~ns}, \mathrm{CL}=2.5, \mathrm{BL}=4, \mathrm{tRCD}=3 * \mathrm{tCK}, \mathrm{tRC}=9 * \mathrm{tCK}, \mathrm{tRAS}=5 * \mathrm{tCK}$ Read: AO N N RO N PO N N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR266A (133Mhz, CL=2): tCK = 7.5ns, CL=2, BL=4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK Read: AO N N RO N PO N N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR333(166Mhz, CL=2.5): tCK = 6ns, CL=2, BL=4, tRCD $=3 * t C K$, tRC $=10 * t C K, ~ t R A S ~=~ 7 * t C K ~$ Read: AO N N RO N N N PO N N AO N - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR400(200Mhz, CL=3): tCK $=5 \mathrm{~ns}, \mathrm{CL}=3, \mathrm{BL}=4, \mathrm{tRCD}=3 * \mathrm{tCK}, \mathrm{tRC}=11 * \mathrm{tCK}, \mathrm{tRAS}=8^{*} \mathrm{tCK}$ Read: AO N N RO N N N N PO N N - repeat the same timing with random address changing $50 \%$ of data changing at every burst
Legend: $A=A c t i v a t e, R=$ Read, $W=W$ rite, $P=$ Precharge, $N=N O P$


## IDD7: Operating current: Four bank operation

1. Typical Case: VDD $=2.5 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ for DDR200, 266, 333; VDD $=2.6 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ for DDR400
2. Worst Case: VDD $=2.7 \mathrm{~V}, \mathrm{~T}=0^{\circ} \mathrm{C}$
3. Four banks are being interleaved with $\operatorname{tRC}(\mathrm{min})$, Burst Mode, Address and Control inputs on NOP edge are not changing. lout $=0 \mathrm{~mA}$
4. Timing patterns

- DDR200(100Mhz, CL=2): tCK = 10ns, CL2, BL=4, tRRD = $2 *$ tCK, tRCD $=3 * t C K$, Read with Autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR266B(133Mhz, CL=2.5): tCK = 7.5ns, CL=2.5, BL=4, tRRD $=2 * t C K, t R C D=3 * t C K$ Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR266A (133Mhz, CL=2): tCK $=7.5 n s, C L 2=2, B L=4$, tRRD $=2 * t C K$, tRCD $=3 *$ tCK

Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst

- DDR333(166Mhz, CL=2.5): tCK $=6 \mathrm{~ns}, \mathrm{CL}=2.5, \mathrm{BL}=4$, $\mathrm{tRRD}=2 * \mathrm{tCK}$, $\mathrm{tRCD}=3 * \mathrm{tCK}$, Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst
- DDR400(200Mhz, CL=3): tCK $=5 \mathrm{~ns}, \mathrm{CL}=2, \mathrm{BL}=4$, tRRD $=2 * \mathrm{tCK}, \mathrm{tRCD}=3 * \mathrm{tCK}$, Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing $50 \%$ of data changing at every burst

Legend: A=Activate, $\mathrm{R}=$ Read, $\mathrm{W}=\mathrm{Write}, \mathrm{P}=$ Precharge, $\mathrm{N}=\mathrm{NOP}$

AC OPERATI NG CONDI TI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to $\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Input High (Logic 1) Voltage, DQ, DQS and DM signals | $\mathrm{VIH}(\mathrm{AC})$ | VREF + 0.31 | - | V |
| Input Low (Logic 0) Voltage, DQ, DQS and DM signals | VILI(AC) | - | VREF - 0.31 | V |
| Input Differential Voltage, CK and /CK inputs ${ }^{1}$ | VID(AC) | 0.7 | VDDQ +0.6 | V |
| Input Crossing Point Voltage, CK and /CK inputs ${ }^{2}$ | VIX(AC) | 0.5*VDDQ-0.2 | $0.5 *$ VDDQ +0.2 | V |

## Note:

1. VID is the magnitude of the difference between the input level on CK and the input on /CK.
2. The value of VIX is expected to equal $0.5^{*} \mathrm{~V}$ DDQ of the transmitting device and must track variations in the DC level of the same.
*For more information about AC Overshoot/Undershoot Specifications, refer to "Device Operation" section in hynix website.

## AC OPERATI NG TEST CONDITI ONS (TA $=0$ to $70^{\circ} \mathrm{C}$, Voltage referenced to VSS = ov)

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| Reference Voltage | VDDQ $\times 0.5$ | V |
| Termination Voltage | VDDQ $\times 0.5$ | V |
| AC Input High Level Voltage (VIH, min) | VREF +0.31 | V |
| AC Input Low Level Voltage (VIL, max) | VREF - 0.31 | V |
| Input Timing Measurement Reference Level Voltage | VREF | V |
| Output Timing Measurement Reference Level Voltage | VTT | V |
| Input Signal maximum peak swing | 1.5 | V |
| Input minimum Signal Slew Rate | 1 | $\mathrm{V} / \mathrm{ns}$ |
| Termination Resistor (RT) | 50 | $\Omega$ |
| Series Resistor (RS) | 25 | W |
| Output Load Capacitance for Access Time Measurement (CL) | 30 | pF |

AC CHARACTERISTICS (note: 1-9 / AC operating conditions unless otherwise noted)

| Parameter |  | Symbol | DDR400B |  | DDR333 |  | DDR266A |  | DDR266B |  | DDR200 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Row Cycle Time |  |  | tRC | 55 | - | 60 | - | 65 | - | 65 | - | 70 | - | ns |
| Auto Refresh Row Cycle Time |  | tRFC | 70 | - | 72 | - | 75 | - | 75 | - | 80 | - | ns |
| Row Active Time |  | tRAS | 40 | 70K | 42 | 70K | 45 | 120K | 45 | 120K | 50 | 120K | ns |
| Active to Read with Auto Precharge Delay |  | tRAP | tRCD or tRASmin | - | tRCD or tRASmin | - | tRCD or tRASmin | - | tRCD or tRASmin | - | tRCD or tRASmin | - | ns |
| Row Address to Column Address Delay |  | tRCD | 15 | - | 18 | - | 20 | - | 20 | - | 20 | - | ns |
| Row Active to Row Active Delay |  | tRRD | 10 | - | 12 | - | 15 | - | 15 | - | 15 | - | ns |
| Column Address to Column Address Delay |  | tCCD | 1 | - | 1 | - | 1 | - | 1 | - | 1 | - | tCK |
| Row Precharge Time |  | tRP | 15 | - | 18 | - | 20 | - | 20 | - | 20 | - | ns |
| Write Recovery Time |  | tWR | 15 | - | 15 | - | 15 | - | 15 | - | 15 | - | ns |
| Internal Write to Read Command Delay |  | tWTR | 2 | - | 1 | - | 1 | - | 1 | - | 1 | - | tCK |
| Auto Precharge Write Recovery + Precharge Time ${ }^{22}$ |  | tDAL | $\begin{gathered} \hline \text { (tWR/ } \\ \text { tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | $\begin{gathered} \hline \text { (tWR/ } \\ \text { tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | $\begin{gathered} \hline \text { (tWR/ } \\ \text { tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | $\begin{gathered} \hline \text { (tWR/ } \\ \text { tCK) } \\ + \\ \text { (tRP/tCK) } \end{gathered}$ | - | $\begin{array}{\|c} \hline \text { (tWR/ } \\ \text { tCK) } \\ + \\ \text { (tRP/tCK) } \end{array}$ | - | tCK |
| System Clock Cycle Time ${ }^{24}$ | $C L=3$ | tCK | 5 | 10 | - | - | - | - | - | - | - | - |  |
|  | $C L=2.5$ |  | - | - | 6 | 12 | 7.5 | 12 | 7.5 | 12 | 8.0 | 12 | ns |
|  | $\mathrm{CL}=2$ |  | - | - | 7.5 | 12 | 7.5 | 12 | 10 | 12 | 10 | 12 | ns |
| Clock High Level Width |  | tCH | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | tCK |
| Clock Low Level Width |  | tCL | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | tCK |
| Data-Out edge to Clock edge Skew |  | tAC | -0.7 | 0.7 | -0.7 | 0.7 | -0.75 | 0.75 | -0.75 | 0.75 | -0.75 | 0.75 | ns |
| DQS-Out edge to Clock edge Skew |  | tDQSCK | -0.55 | 0.55 | -0.6 | 0.6 | -0.75 | 0.75 | -0.75 | 0.75 | -0.75 | 0.75 | ns |
| DQS-Out edge to DataOut edge Skew ${ }^{21}$ |  | tDQSQ | - | 0.4 | - | 0.45 | - | 0.5 | - | 0.5 | - | 0.6 | ns |
| Data-Out hold time from $D^{20}$ |  | tQ | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | $\begin{aligned} & \text { tHP } \\ & \text {-tQHS } \end{aligned}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | ns |
| Clock Half Period ${ }^{19,20}$ |  | tHP | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | $\min _{(\mathrm{tCL}, \mathrm{tCH})}$ | - | $\begin{aligned} & \min \\ & (\mathrm{tCL}, \mathrm{tCH}) \end{aligned}$ | - | ns |
| Data Hold Skew Factor ${ }^{20}$ |  | tQHS | - | 0.5 | - | 0.55 | - | 0.75 | - | 0.75 | - | 0.75 | ns |
| Valid Data Output Window |  | tDV | tQH-tDQSQ |  | tQH-tDQSQ |  | tQH-tDQSQ |  | tQH-tDQSQ |  | tQH-tDQSQ |  | ns |

- Continue

| Parameter | Symbol | DDR400B |  | DDR333 |  | DDR266A |  | DDR266B |  | DDR200 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Data-out high-impedance window from $\mathrm{CK}, / \mathrm{CK}^{10}$ | tHZ | -0.7 | 0.7 | -0.7 | 0.7 | -0.75 | 0.75 | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| Data-out low-impedance window from CK, /CK ${ }^{10}$ | tLZ | -0.7 | 0.7 | -0.7 | 0.7 | -0.75 | 0.75 | -0.75 | 0.75 | -0.8 | 0.8 | ns |
| Input Setup Time (fast slew rate) ${ }^{14,16-18}$ | tIS | 0.6 | - | 0.75 | - | 0.9 | - | 0.9 | - | 1.1 | - | ns |
| Input Hold Time (fast slew rate) ${ }^{14,16-18}$ | tIH | 0.6 | - | 0.75 | - | 0.9 | - | 0.9 | - | 1.1 | - | ns |
| Input Setup Time (slow slew rate) ${ }^{15-18}$ | tIS | 0.7 | - | 0.8 | - | 1.0 | - | 1.0 | - | 1.1 | - | ns |
| Input Hold Time (slow slew rate) ${ }^{15-18}$ | tIH | 0.7 | - | 0.8 | - | 1.0 | - | 1.0 | - | 1.1 | - | ns |
| Input Pulse Width ${ }^{17}$ | tIPW | 2.2 | - | 2.2 | - | 2.2 | - | 2.2 | - | 2.5 | - | ns |
| Write DQS High Level Width | tDQSH | 0.35 | - | 0.35 | - | 0.35 | - | 0.35 | - | 0.35 | - | tCK |
| Write DQS Low Level Width | tDQSL | 0.35 | - | 0.35 | - | 0.35 | - | 0.35 | - | 0.35 | - | tCK |
| Clock to First Rising edge of DQSIn | tDQSS | 0.72 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | 0.75 | 1.25 | tCK |
| DQS falling edge to CK setup time | tDSS | 0.2 | - | 0.2 | - | 0.2 | - | 0.2 | - | 0.2 | - | tCK |
| DQS falling edge hold time from CK | tDSH | 0.2 | - | 0.2 | - | 0.2 | - | 0.2 | - | 0.2 | - | tCK |
| DQ \& DM input setup time ${ }^{25}$ | tDS | 0.4 | - | 0.45 | - | 0.5 | - | 0.5 | - | 0.6 | - | ns |
| DQ \& DM input hold time ${ }^{25}$ | tDH | 0.4 | - | 0.45 | - | 0.5 | - | 0.5 | - | 0.6 | - | ns |
| DQ \& DM Input Pulse Width ${ }^{17}$ | tDIPW | 1.75 | - | 1.75 | - | 1.75 | - | 1.75 | - | 2 | - | ns |
| Read DQS Preamble Time | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | tCK |
| Read DQS Postamble Time | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tCK |
| Write DQS Preamble Setup Time ${ }^{12}$ | tWPRES | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Write DQS Preamble Hold Time | tWPREH | 0.25 | - | 0.25 | - | 0.25 | - | 0.25 | - | 0.25 | - | tCK |
| Write DQS Postamble Time ${ }^{11}$ | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tCK |
| Mode Register Set Delay | tMRD | 2 | - | 2 | - | 2 | - | 2 | - | 2 | - | tCK |
| Exit Self Refresh to non-Read command ${ }^{23}$ | tXSNR | 75 | - | 75 | - | 75 | - | 75 | - | 80 | - | ns |
| Exit Self Refresh to Read command | tXSRD | 200 | - | 200 | - | 200 | - | 200 | - | 200 | - | tCK |
| Average Periodic Refresh Interval $^{13,25}$ | tREFI | - | 7.8 | - | 7.8 | - | 7.8 | - | 7.8 | - | 7.8 | us |

## Note:

1. All voltages referenced to Vss.
2. Tests for ac timing, IDD, and electrical, ac and dc characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Below figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).


Figure: Timing Reference Load
4. AC timing and IDD tests may use a VIL to VIHswing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK, /CK), and parameter specifications are guaranteed for the specified ac input levels under normal use conditions. The minimum slew rate for the input signals is $1 \mathrm{~V} / \mathrm{ns}$ in the range between $\mathrm{VIL}(\mathrm{ac})$ and $\mathrm{VIH}(\mathrm{ac})$.
5. The ac and dc input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the ac input level and will remain in that state as long as the signal does not ring back above (below) the dc input LOW (HIGH) level.
6. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, CKE $\leq 0.2 \mathrm{VDDQ}$ is recognized as LOW.
7. The $C K, / C K$ input reference level (for timing referenced to $C K, / C K$ ) is the point at which $C K$ and /CK cross; the input reference level for signals other than CK, /CK is VREF.
8. The output timing reference voltage level is VTT.
9. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
10. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
11. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
12. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
13. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
14. For command/address input slew rate $\geq 1.0 \mathrm{~V} / \mathrm{ns}$.

15 . For command/address input slew rate $\geq 0.5 \mathrm{~V} / \mathrm{ns}$ and $<1.0 \mathrm{~V} / \mathrm{ns}$
16. For $\mathrm{CK} \& / \mathrm{CK}$ slew rate $\geq 1.0 \mathrm{~V} / \mathrm{ns}$ (single-ended)
17. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
18. Slew Rate is measured between $\operatorname{VOH}(\mathrm{ac})$ and $\operatorname{VOL}(\mathrm{ac})$.
19. Min ( $\mathrm{tCL}, \mathrm{tCH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for $t C L$ and $t C H$ ).
For example, tCL and tCH are $=50 \%$ of the period, less the half period jitter ( t IIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.
20.tQH = tHP - tQHS, where:
tHP = minimum half clock period for any given cycle and is defined by clock high or clock low ( $\mathrm{tCH}, \mathrm{tCL}$ ). tQHS accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push--out of DQS on one transition followed by the worst case pull--in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and $p$-channel to $n$-channel variation of the output drivers.
21. tDQSQ:

Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
22. $\mathrm{tDAL}=(\mathrm{tWR} / \mathrm{tCK})+(\mathrm{tRP} / \mathrm{tCK})$

For each of the terms above, if not already an integer, round to the next highest integer.
Example: For DDR266B at $\mathrm{CL}=2.5$ and $\mathrm{tCK}=7.5 \mathrm{~ns}$
tDAL $=((15 \mathrm{~ns} / 7.5 \mathrm{~ns})+(20 \mathrm{~ns} / 7.5 \mathrm{~ns}))$ clocks
$=((2)+(3))$ clocks
$=5$ clocks
23. In all circumstances, tXSNR can be satisfied using
tXSNR $=$ tRFCmin $+1^{*}$ tCK
24. The only time that the clock frequency is allowed to change is during self-refresh mode.
25. If refresh timing or tDS/tDH is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.

## SYSTEM CHARACTERI STI CS CONDI TI ONS for DDR SDRAMS

The following tables are described specification parameters that required in systems using DDR devices to ensure proper performannce. These characteristics are for system simulation purposes and are guaranteed by design.

I nput Slew Rate for DQ/ DM/ DQS (Table a.)

| AC CHARACTERISTI CS |  | DDR400 |  | DDR333 |  | DDR266 |  | DDR200 |  | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | Symbol | min | max | min | max | min | max | min | max |  |  |
| DQ/DM/DQS input slew rate measured between VIH(DC), VIL(DC) and VIL(DC), VIH(DC) | DCSLEW | 0.5 | 4.0 | 0.5 | 4.0 | 0.5 | 4.0 | 0.5 | 4.0 | V/ns | 1,12 |

Address \& Control Input Setup \& Hold Time Derating (Table b.)

| Input Slew Rate | Delta tl S | Delta tl H | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: |
| $0.5 \mathrm{~V} / \mathrm{ns}$ | 0 | 0 | ps | 9 |
| $0.4 \mathrm{~V} / \mathrm{ns}$ | +50 | 0 | ps | 9 |
| $0.3 \mathrm{~V} / \mathrm{ns}$ | +100 | 0 | ps | 9 |

DQ \& DM I nput Setup \& Hold Time Derating (Table c.)

| Input Slew Rate | Delta tDS | Delta tDH | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: |
| $0.5 \mathrm{~V} / \mathrm{ns}$ | 0 | 0 | ps | 11 |
| $0.4 \mathrm{~V} / \mathrm{ns}$ | +75 | 0 | ps | 11 |
| $0.3 \mathrm{~V} / \mathrm{ns}$ | +150 | 0 | ps | 11 |

DQ \& DM I nput Setup \& Hold Time Derating for Rise/ Fall Delta Slew Rate (Table d.)

| Input Slew Rate | Delta tDS | Delta tDH | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: |
| $\pm 0.0 \mathrm{~ns} / \mathrm{V}$ | 0 | 0 | ps | 10 |
| $\pm 0.25 \mathrm{~ns} / \mathrm{V}$ | +50 | +50 | ps | 10 |
| $\pm 0.5 \mathrm{~ns} / \mathrm{V}$ | +100 | +100 | ps | 10 |

Output Slew Rate Characteristics (for $\mathbf{x 4}$, $\mathbf{x 8}$ Devices) (Table e.)

| Slew Rate Characteristic | Typical Range (V/ <br> ns) | Minimum (V/ ns) | Maximum (V/ ns) | Note |
| :---: | :---: | :---: | :---: | :---: |
| Pullup Slew Rate | $1.2-2.5$ | 1.0 | 4.5 | $1,3,4,6,7,8$ |
| Pulldown Slew Rate | $1.2-2.5$ | 1.0 | 4.5 | $2,3,4,6,7,8$ |

Output Slew Rate Characteristics (for x16 Device) (Table f.)

| Slew Rate Characteristic | Typical Range (V/ <br> ns) | Minimum (V/ ns) | Maximum (V/ ns) | Note |
| :---: | :---: | :---: | :---: | :---: |
| Pullup Slew Rate | $1.2-2.5$ | 1.0 | 4.5 | $1,3,4,6,7,8$ |
| Pulldown Slew Rate | $1.2-2.5$ | 1.0 | 4.5 | $2,3,4,6,7,8$ |

Output Slew Rate Matching Ratio Characteristics (Table g.)

| Slew Rate Characteristic | DDR266A |  | DDR266B |  | DDR200 |  | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | $\boldsymbol{m i n}$ | $\max$ | $\min$ | $\mathbf{m a x}$ | $\mathbf{m i n}$ | $\mathbf{m a x}$ |  |
| Output Slew Rate Matching Ratio <br> (Pullup to Pulldown) | - | - | - | - | 0.71 | 1.4 | 5,12 |

## Note:

1. Pullup slew rate is characterized under the test conditions as shown in below Figure.


Figure: Pullup Slew rate
2. Pulldown slew rate is measured under the test conditions shown in below Figure.


Figure: Pulldown Slew rate
3. Pullup slew rate is measured between (VDDQ/2-320 mV $\pm 250 \mathrm{mV}$ )

Pulldown slew rate is measured between (VDDQ/2 $+320 \mathrm{mV} \pm 250 \mathrm{mV}$ )
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.

Example: For typical slew, DQ0 is switching
For minimum slew rate, all DQ bits are switching worst case pattern
For maximum slew rate, only one DQ is switching from either high to low, or low to high.
The remaining DQ bits remain the same as for previous state.
4. Evaluation conditions

Typical: $25^{\circ} \mathrm{C}$ (Ambient), VDDQ $=$ nominal, typical process
Minimum: $70^{\circ} \mathrm{C}$ (Ambient), VDDQ $=$ minimum, slow-slow process
Maximum: $0^{\circ} \mathrm{C}$ (Ambient), VDDQ = Maximum, fast-fast process
5. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
6. Verified under typical conditions for qualification purposes.
7. TSOP-II package devices only.
8. Only intended for operation up to 256 Mbps per pin.
9. A derating factor will be used to increase $t \mathrm{~S}$ and tIH in the case where the input slew rate is below $0.5 \mathrm{~V} / \mathrm{ns}$ as shown in Table b . The Input slew rate is based on the lesser of the slew rates determined by either $\mathrm{VIH}(\mathrm{AC})$ to $\mathrm{VIL}(\mathrm{AC})$ or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, similarly for rising transitions.
10. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables $c$ \& d. Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, fall rate. Input slew rate is based on the lesser of the slew rates determined by either $\mathrm{VIH}(\mathrm{AC})$ to $\mathrm{VIL}(\mathrm{AC})$ or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, similarly for rising transitions. The delta rise/fall rate is calculated as:
\{1/(Slew Rate1) $\}$ - \{1/(slew Rate2) \}
For example:
If Slew Rate 1 is $0.5 \mathrm{~V} / \mathrm{ns}$ and Slew Rate 2 is $0.4 \mathrm{~V} / \mathrm{ns}$, then the delta rise, fall rate is $-0.5 \mathrm{~ns} / \mathrm{V}$. Using the table given, this would result in the need for an increase in tDS and tDH of 100ps.
11. Table $c$ is used to increase tDS and tDH in the case where the I/O slew rate is below $0.5 \mathrm{~V} / \mathrm{ns}$. The I/O slew rate is based on the lesser of the AC-AC slew rate and the DC-DC slew rate. The input slew rate is based on the lesser of the slew rates determined by either $\mathrm{VIH}(\mathrm{ac})$ to $\mathrm{VIL}(\mathrm{AC})$ or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, and similarly for rising transitions.
12. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.

CAPACI TANCE $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=100 \mathrm{MHz}\right)$

| Parameter | Pin | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Input Clock Capacitance | CK, /CK | $\mathrm{Cl1}$ | 2.0 | 3.0 | pF |
| Delta Input Clock Capacitance | $\mathrm{CK}, / \mathrm{CK}$ | Delta Cl1 | - | 0.25 | pF |
| Input Capacitance | All other input-only pins | Cl 1 | 2.0 | 3.0 | pF |
| Delta Input Capacitance | All other input-only pins | Delta Cl2 | - | 0.5 | pF |
| Input / Output Capacitance | DQ, DQS, DM | ClO | 4.0 | 5.0 | pF |
| Delta Input / Output Capacitance | DQ, DQS, DM | Delta ClO | - | 0.5 | pF |

## Note:

1. $\mathrm{VDD}=\min$. to $\max ., \mathrm{VDDQ}=2.3 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{VODC}=\mathrm{VDDQ} / 2$, V opeak-to-peak $=0.2 \mathrm{~V}$
2. Pins not under test are tied to GND.
3. These values are guaranteed by design and are tested on a sample basis only.

## OUTPUT LOAD CI RCUIT



## PACKAGE I NFORMATI ON

400mil 66pin Thin Small Outline Package



[^0]:    * X means speed grade

[^1]:    * This part do not support/QFC function, A2 must be programmed to Zero.

